Andere Kunden interessierten sich auch für
![Fixed Width Modified Booth Multiplier for Lossy Application]( "Fixed Width Modified Booth Multiplier for Lossy Application")
Fixed Width Modified Booth Multiplier for Lossy Application29,99 €![ASIC Implementation of Pezaris Multiplier in DIT FFT Architectures]( "ASIC Implementation of Pezaris Multiplier in DIT FFT Architectures")
ASIC Implementation of Pezaris Multiplier in DIT FFT Architectures26,99 €![High Performance Complex Number Multiplier]( "High Performance Complex Number Multiplier")
High Performance Complex Number Multiplier36,99 €![Low Power and High Performance Array Multiplier]( "Low Power and High Performance Array Multiplier")
Low Power and High Performance Array Multiplier32,99 €![Design and Evaluation of Modified Wearable Ultra-Wideband Antenna]( "Design and Evaluation of Modified Wearable Ultra-Wideband Antenna")
Design and Evaluation of Modified Wearable Ultra-Wideband Antenna36,99 €![Design of High Speed and Low Power Configurable Booth Multiplier]( "Design of High Speed and Low Power Configurable Booth Multiplier")
Design of High Speed and Low Power Configurable Booth Multiplier36,99 €![The radar multiplier method]( "The radar multiplier method")
The radar multiplier method44,99 €
Finite Field arithmetic is becoming increasingly a very prominent solution for calculations in many VLSI applications. The fundamental Karatsuba Multiplication (KM) algorithm is based on the idea of the divide-and-conquer rule which was the first algorithm to accomplish polynomial multiplication in the GF field. Compared to the well-known Schoolbook method, the Karatsuba Algorithm saves the multiplications of the partial products at the cost of extra additions. Here six different multipliers (Mastrovito Multiplier, Paar-Roelse multiplier, Massey- Omura Multiplier, Hasan-Masoleh Multiplier, Berlekamp Multiplier, and Karatsuba Multiplier) are compared with their performance based on complexity and delay. This book presents a modified multiplication algorithm based on the Karatsuba Multiplication algorithm for the composite finite field in GF(24) & GF(28). To optimize the Karatsuba Multiplication algorithm, the product terms are split into two alternative forms. This Modified architecture saves the computation time and area in VLSI implementations more than any other existing algorithms. The work is done using the Xilinx-based Spartan & Vertex device family.