Andere Kunden interessierten sich auch für
![VLSI Design Methodology Based On A Parameterized Buffer Controller]( "VLSI Design Methodology Based On A Parameterized Buffer Controller")
VLSI Design Methodology Based On A Parameterized Buffer Controller39,99 €![A Novel approach for Fault Tolerant Nano Memory Applications]( "A Novel approach for Fault Tolerant Nano Memory Applications")
A Novel approach for Fault Tolerant Nano Memory Applications23,99 €![LPV Modeling, Identification and Fault Tolerant Control]( "LPV Modeling, Identification and Fault Tolerant Control")
LPV Modeling, Identification and Fault Tolerant Control36,99 €![Tool and Methodology for Optimal Design of Synchronous Motors]( "Tool and Methodology for Optimal Design of Synchronous Motors")
Tool and Methodology for Optimal Design of Synchronous Motors26,99 €![Low Power Fault Tolerant Latches and Flip-flops]( "Low Power Fault Tolerant Latches and Flip-flops")
Low Power Fault Tolerant Latches and Flip-flops40,99 €![Fault Tolerant Flip-Flop Design for Ultra-Low PowerSubthreshold Logic]( "Fault Tolerant Flip-Flop Design for Ultra-Low PowerSubthreshold Logic")
Fault Tolerant Flip-Flop Design for Ultra-Low PowerSubthreshold Logic32,99 €![Fault Tolerant DPFC]( "Fault Tolerant DPFC")
Fault Tolerant DPFC26,99 €
In the past, integrated circuit errors due to radiation phenomena were negligible, but with continuing technology scaling and low-power requirements, they became magnified to such a degree that they were able to alter the implemented behavior, causing a failure of the whole electronic circuit. In order to increase reliability, general mitigation techniques can be applied. However, those solutions come at a high cost, which, for some applications, is prohibitive but in such cases, custom-tailored ad-hoc techniques can improve the cost. They are difficult to design and their application is not straight-forward. This book develops a systematic workflow for designing ad-hoc techniques. For that, a set of circuits was studied using an inductive process, which led to the identification of common circuit traits. Based on this system knowledge, a novel design methodology has been developed for designing ad-hoc techniques that reduce cost without jeopardizing fault tolerance. For validation, several case studies of ad-hoc techniques have been assessed using the proposed design methodology, showing in each case a significant cost improvement and thereby confirming the proposal.