Is your memory hierarchy stopping your microprocessor from performing at the high level it should be? Memory Systems: Cache, DRAM, Disk shows you how to resolve this problem. The book tells you everything you need to know about the logical design and operation, physical design and operation, performance characteristics and resulting design trade-offs, and the energy consumption of modern memory hierarchies. You learn how to to tackle the challenging optimization problems that result from the side-effects that can appear at any point in the entire hierarchy. As a result you will be able to…mehr
Is your memory hierarchy stopping your microprocessor from performing at the high level it should be? Memory Systems: Cache, DRAM, Disk shows you how to resolve this problem. The book tells you everything you need to know about the logical design and operation, physical design and operation, performance characteristics and resulting design trade-offs, and the energy consumption of modern memory hierarchies. You learn how to to tackle the challenging optimization problems that result from the side-effects that can appear at any point in the entire hierarchy. As a result you will be able to design and emulate the entire memory hierarchy. Understand all levels of the system hierarchy -Xcache, DRAM, and disk. Evaluate the system-level effects of all design choices. Model performance and energy consumption for each component in the memory hierarchy.Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Bruce Jacob is an Associate Professor of Electrical and Computer Engineering at the University of Maryland, College Park. He received his Ars Baccalaureate, cum laude, in Mathematics from Harvard University in 1988, and his M.S. and Ph.D. in Computer Science and Engineering from the University of Michigan in 1995 and 1997, respectively. In addition to his academic credentials, he has extensive experience in industry: he designed real-time embedded applications and real-time embedded architectures in the area of telecommunications for two successful Boston-area startup companies, Boston Technology (now part of Comverse Technology) and Priority Call Management (now part of uReach Technologies). At Priority Call Management he was employee number 2, the system architect, and the chief engineer; he built the first working prototype of the company's product, and he built and installed the first actual product as well.
Inhaltsangabe
Overview: On the Topic of Memory Systems and Their Design ¿ Part I: Cache Ch. 1. An Overview of Cache Principles 2. Logical Organization 3. Management of Cache Contents 4. Cache Cohenrence 5. Implementation Issues 6. Cache Case Studies Part II: DRAM 7. Memory Systems Overview 8. DRAM Device: Basic Circuits and Architecture 9. DRAM System Signalling and Timing 10. DRAM Memory System Organization 11. Generic DRAM Memory Access Protocol 12. Evolution of DRAM Devices 13. DRAM Memory Controller 14. Memory System Design Analysis Part II: Disk 15. Overview of Disks 16. The Physical Layer 17. The Data Layer 18. Performance Issues and Design Tradeoffs 19. Drive Interface 20. Operational Performance Improvement 21. The Cache Layer, 23. Performance Testing 24. Storage Subsystems 25. Advanced Topics 26. Case Study Part IV: Cross-Cutting Issues 27. The Holistic Design of Memory Hierarchies 28. Analysis of Cost and Performance 29. Power and Energy 30. Reliability 31. Virtual Memory
Overview: On the Topic of Memory Systems and Their Design ¿ Part I: Cache Ch. 1. An Overview of Cache Principles 2. Logical Organization 3. Management of Cache Contents 4. Cache Cohenrence 5. Implementation Issues 6. Cache Case Studies Part II: DRAM 7. Memory Systems Overview 8. DRAM Device: Basic Circuits and Architecture 9. DRAM System Signalling and Timing 10. DRAM Memory System Organization 11. Generic DRAM Memory Access Protocol 12. Evolution of DRAM Devices 13. DRAM Memory Controller 14. Memory System Design Analysis Part II: Disk 15. Overview of Disks 16. The Physical Layer 17. The Data Layer 18. Performance Issues and Design Tradeoffs 19. Drive Interface 20. Operational Performance Improvement 21. The Cache Layer, 23. Performance Testing 24. Storage Subsystems 25. Advanced Topics 26. Case Study Part IV: Cross-Cutting Issues 27. The Holistic Design of Memory Hierarchies 28. Analysis of Cost and Performance 29. Power and Energy 30. Reliability 31. Virtual Memory
Es gelten unsere Allgemeinen Geschäftsbedingungen: www.buecher.de/agb
Impressum
www.buecher.de ist ein Internetauftritt der buecher.de internetstores GmbH
Geschäftsführung: Monica Sawhney | Roland Kölbl | Günter Hilger
Sitz der Gesellschaft: Batheyer Straße 115 - 117, 58099 Hagen
Postanschrift: Bürgermeister-Wegele-Str. 12, 86167 Augsburg
Amtsgericht Hagen HRB 13257
Steuernummer: 321/5800/1497
USt-IdNr: DE450055826