Andere Kunden interessierten sich auch für
![High-Performance and High-Speed Pipelined ADCs]( "High-Performance and High-Speed Pipelined ADCs")
High-Performance and High-Speed Pipelined ADCs44,99 €![High-Performance and High-Speed Pipelined ADCs]( "High-Performance and High-Speed Pipelined ADCs")
High-Performance and High-Speed Pipelined ADCs63,99 €![High Speed Low Offset Power Efficient Dynamic CMOS Comparator]( "High Speed Low Offset Power Efficient Dynamic CMOS Comparator")
High Speed Low Offset Power Efficient Dynamic CMOS Comparator40,99 €![High Performance Comparator Design using Hybrid PTL/CMOS Logic Style]( "High Performance Comparator Design using Hybrid PTL/CMOS Logic Style")
High Performance Comparator Design using Hybrid PTL/CMOS Logic Style26,99 €![On The Design of Low Power CMOS (SA-ADCs) for Biomedical Applications]( "On The Design of Low Power CMOS (SA-ADCs) for Biomedical Applications")
On The Design of Low Power CMOS (SA-ADCs) for Biomedical Applications24,99 €![Design of Magnitude Comparator Using Reversible Logic Gates]( "Design of Magnitude Comparator Using Reversible Logic Gates")
Design of Magnitude Comparator Using Reversible Logic Gates26,99 €![Digital CMOS Comparator Design using VLSI]( "Digital CMOS Comparator Design using VLSI")
Digital CMOS Comparator Design using VLSI40,99 €
Comparators are most probably second most widely used electronic components after operational amplifiers in this world. Comparators are known as 1-bit analog-to-digital converter and for that reason they are mostly used in large abundance in A/D converter. Dynamic comparators are being used in ADCs extensively nowadays because they are high speed, having zero static power consumption and provide full-swing digital level output voltage in lesser time duration. The proposed topology is based on two cross coupled differential pairs positive feedback and switchable current sources. Comparators are designed and simulated their DC response and Transient response in Cadence® Virtuoso Analog Design Environment using GPDK 90 nm technology. Layouts of the proposed comparator have been done in Cadence® Virtuoso Layout XL Design Environment. DRC and LVS has been checked and compared with the corresponding circuits and RC extracted diagram has been generated.