Andere Kunden interessierten sich auch für
![Analysis and Design of a DRAM Cell for Low Leakage]( "Analysis and Design of a DRAM Cell for Low Leakage")
Analysis and Design of a DRAM Cell for Low Leakage32,99 €![Design of Low Leakage SRAM]( "Design of Low Leakage SRAM")
Design of Low Leakage SRAM26,99 €![Low Leakage SRAM Memory]( "Low Leakage SRAM Memory")
Low Leakage SRAM Memory29,99 €![Design and statistical analysis of high performance SRAM cell]( "Design and statistical analysis of high performance SRAM cell")
Design and statistical analysis of high performance SRAM cell26,99 €![1 Bit Full Adder Cell for reducing low leakage current]( "1 Bit Full Adder Cell for reducing low leakage current")
1 Bit Full Adder Cell for reducing low leakage current32,99 €![Design and Development of Low Voltage Process Invariant SRAM Cell]( "Design and Development of Low Voltage Process Invariant SRAM Cell")
Design and Development of Low Voltage Process Invariant SRAM Cell46,99 €![Design Of SRAM Cells For Low Power Dissipation And High SNM]( "Design Of SRAM Cells For Low Power Dissipation And High SNM")
Design Of SRAM Cells For Low Power Dissipation And High SNM32,99 €
In this work The novel single ended 5T and 6T SRAM cell is presented. This transistor is high density cell or takes less area than conventional 6T SRAM cell. Leakage current of this cell is very low as compared to other 5T or conventional 6T cell. There is a requirement of precharge circuit for this cell as that in conventional 6T SRAM cell. This cell is also power efficient. Also results show that the data stored in this cell is highly stable.There is always scope of improvement in any type of circuit or application. With the proposed configuration we can improve it with various techniques. We can change aspect ratio of the cell for better results. We can apply clock gating for power efficient circuit. We can improve peripheral circuit for better performance.