Andere Kunden interessierten sich auch für
![Correct-by-Construction Approaches for SoC Design]( "Correct-by-Construction Approaches for SoC Design")
Correct-by-Construction Approaches for SoC Design74,99 €![System-Level Validation]( "System-Level Validation")
System-Level Validation74,99 €![SystemVerilog Assertions and Functional Coverage]( "SystemVerilog Assertions and Functional Coverage")
SystemVerilog Assertions and Functional Coverage110,99 €![A Practical Approach to VLSI System on Chip (SoC) Design]( "A Practical Approach to VLSI System on Chip (SoC) Design")
A Practical Approach to VLSI System on Chip (SoC) Design59,99 €![Formal Verification of Simulink/Stateflow Diagrams]( "Formal Verification of Simulink/Stateflow Diagrams")
Formal Verification of Simulink/Stateflow Diagrams85,99 €![Robustness and Usability in Modern Design Flows]( "Robustness and Usability in Modern Design Flows")
Robustness and Usability in Modern Design Flows74,99 €![A Practical Approach to VLSI System on Chip (SoC) Design]( "A Practical Approach to VLSI System on Chip (SoC) Design")
A Practical Approach to VLSI System on Chip (SoC) Design81,99 €
This book describes an approach for designing Systems-on-Chip such that the system meets precise mathematical requirements. The methodologies presented enable embedded systems designers to reuse intellectual property (IP) blocks from existing designs in an efficient, reliable manner, automatically generating correct SoCs from multiple, possibly mismatching, components.