Andere Kunden interessierten sich auch für
![Source-Synchronous Networks-On-Chip]( "Source-Synchronous Networks-On-Chip")
Source-Synchronous Networks-On-Chip74,99 €![Analysis and Design of Networks-on-Chip Under High Process Variation]( "Analysis and Design of Networks-on-Chip Under High Process Variation")
Analysis and Design of Networks-on-Chip Under High Process Variation74,99 €![Multiprocessor System-on-Chip]( "Multiprocessor System-on-Chip")
Multiprocessor System-on-Chip110,99 €![Digital VLSI Design with Verilog]( "Digital VLSI Design with Verilog")
Digital VLSI Design with Verilog85,99 €![Debugging Systems-on-Chip]( "Debugging Systems-on-Chip")
Debugging Systems-on-Chip76,99 €![Routing Algorithms in Networks-on-Chip]( "Routing Algorithms in Networks-on-Chip")
Routing Algorithms in Networks-on-Chip110,99 €![Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-on-Chip]( "Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-on-Chip")
Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-on-Chip74,99 €
This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.