

Broschiertes Buch
Softcover reprint of the original 1st ed. 2016
30. April 2018
Springer / Springer Nature Singapore / Springer, Berlin
978-981-10-9832-1
Gebundenes Buch | 123,99 € | |
eBook, PDF | 89,95 € |

Gebundenes Buch
1st ed. 2016
19. Januar 2017
Springer / Springer Nature Singapore / Springer, Berlin
978-981-10-3276-9

Ähnliche Artikel

Broschiertes Buch
Softcover reprint of the original 1st ed. 2004
4. Oktober 2012
Springer / Springer US / Springer, Berlin
978-1-4613-4725-5


Broschiertes Buch
Softcover reprint of the original 1st ed. 2000
3. Oktober 2012
Springer / Springer US / Springer, Berlin
978-1-4613-6985-1

Gebundenes Buch
2000.
31. März 2000
Springer / Springer US / Springer, Berlin
978-0-7923-7796-2

Broschiertes Buch
Softcover reprint of hardcover 1st edition 2009
4. November 2010
Springer / Springer US / Springer, Berlin
978-1-4419-4377-4

Gebundenes Buch
1. Auflage
29. Dezember 2021
Wiley / Wiley & Sons
1W119778040

Gebundenes Buch
2009 edition
21. November 2008
Springer / Springer US / Springer, Berlin
11968245,978-0-387-71055-6



Ähnlichkeitssuche: Fact®Finder von OMIKRON