Andere Kunden interessierten sich auch für
![Design & Performance Evaluation of Arithmetic Units in DSM]( "Design & Performance Evaluation of Arithmetic Units in DSM")
Design & Performance Evaluation of Arithmetic Units in DSM32,99 €![Application of Residue Arithmetic]( "Application of Residue Arithmetic")
Application of Residue Arithmetic32,99 €![Redundant Binary Booth Multipliers]( "Redundant Binary Booth Multipliers")
Redundant Binary Booth Multipliers44,99 €![A Novel Algorithm to Decode Redundant Residue Number System Codes]( "A Novel Algorithm to Decode Redundant Residue Number System Codes")
A Novel Algorithm to Decode Redundant Residue Number System Codes26,99 €![Complete Arithmetic Coding]( "Complete Arithmetic Coding")
Complete Arithmetic Coding32,99 €![Reversible Logic Based Ultra Low Power Arithmetic Logic Circuit Design]( "Reversible Logic Based Ultra Low Power Arithmetic Logic Circuit Design")
Reversible Logic Based Ultra Low Power Arithmetic Logic Circuit Design36,99 €![Next-Generation Floating-Point Arithmetic Unit]( "Next-Generation Floating-Point Arithmetic Unit")
Next-Generation Floating-Point Arithmetic Unit44,99 €
Static CMOS digital design has robust working performance, where logic levels are kept at the two extremes, either the ground voltage or supply voltage. However, the voltage excursion between the supply voltage and ground at all nodes causes excessive power dissipation. This condition also generates noise over the whole circuitry, which is not desirable especially in mixed signal designs. Current-mode digital design techniques can be a solution for this issue especially whenever the switching activity is high. In the first part, alternative current-mode arithmetic structures are built focusing on multi-valued circuits. Together with multi-valued logic implementations, signed-digit numbers and redundant number systems are also analyzed. In the second part, redundant arithmetic schemes for new generation reconfigurable systems are also analyzed. These techniques proposed here can be implemented efficiently by using recently introduced 6-input look-up table based field programmable gate array (FPGA) systems. A redundant double carry-save mode addition technique is proposed for the new generation FPGA devices.