Peter L F Hemment, V S Lysenko, A N Nazarov, P L F Hemment, NATO Advanced Research Workshop on Perspectives Science and Technologies for Novel Silicon on Insulator Devices
Perspectives, Science and Technologies for Novel Silicon on Insulator Devices
Herausgegeben:Hemment, Peter L. F.; Lysenko, Vladimir S.; Nazarov, Alexei N.
Peter L F Hemment, V S Lysenko, A N Nazarov, P L F Hemment, NATO Advanced Research Workshop on Perspectives Science and Technologies for Novel Silicon on Insulator Devices
Perspectives, Science and Technologies for Novel Silicon on Insulator Devices
Herausgegeben:Hemment, Peter L. F.; Lysenko, Vladimir S.; Nazarov, Alexei N.
- Gebundenes Buch
- Merkliste
- Auf die Merkliste
- Bewerten Bewerten
- Teilen
- Produkt teilen
- Produkterinnerung
- Produkterinnerung
This concise volume contains the key papers presented during the International NATO Advanced Research Workshop on Silicon on Insulator device technologies. The authors have moved beyond reporting the current state of the technology to explore wider issues, from the economic aspects incorporating SOI and related materials into circuits and systems to consideration of low temperature electronics, quantum devices and MEMS. Readership: Postgraduate and professional engineers and researchers in the major silicon manufacturing companies, universities and research institutes.
Andere Kunden interessierten sich auch für
![Perspectives, Science and Technologies for Novel Silicon on Insulator Devices]( "Perspectives, Science and Technologies for Novel Silicon on Insulator Devices")
HemmentPerspectives, Science and Technologies for Novel Silicon on Insulator Devices42,99 €![Progress in SOI Structures and Devices Operating at Extreme Conditions]( "Progress in SOI Structures and Devices Operating at Extreme Conditions")
Francis Balestra / Alexei N. Nazarov / Vladimir S. Lysenko (Hgg.)Progress in SOI Structures and Devices Operating at Extreme Conditions168,99 €![Silicon-On-Insulator]( "Silicon-On-Insulator")
S. Furukawa (ed.)Silicon-On-Insulator109,99 €![Silicon-On-Insulator (Soi) Technology]( "Silicon-On-Insulator (Soi) Technology")
O. KononchukSilicon-On-Insulator (Soi) Technology239,99 €![Stress Engineering In Silicon-on-insulator Polarization Splitters]( "Stress Engineering In Silicon-on-insulator Polarization Splitters")
Winnie YeStress Engineering In Silicon-on-insulator Polarization Splitters51,99 €![Silicon-on-Insulator Technology: Materials to VLSI]( "Silicon-on-Insulator Technology: Materials to VLSI")
Jean-Pierre ColingeSilicon-on-Insulator Technology: Materials to VLSI125,99 €![Diamond-Shaped Body Contact for Silicon on Insulator MOSFET]( "Diamond-Shaped Body Contact for Silicon on Insulator MOSFET")
Arash DaghighiDiamond-Shaped Body Contact for Silicon on Insulator MOSFET38,99 €-
-
-
This concise volume contains the key papers presented during the International NATO Advanced Research Workshop on Silicon on Insulator device technologies. The authors have moved beyond reporting the current state of the technology to explore wider issues, from the economic aspects incorporating SOI and related materials into circuits and systems to consideration of low temperature electronics, quantum devices and MEMS.
Readership: Postgraduate and professional engineers and researchers in the major silicon manufacturing companies, universities and research institutes.
Readership: Postgraduate and professional engineers and researchers in the major silicon manufacturing companies, universities and research institutes.
Produktdetails
- Produktdetails
- NATO Science Partnership, Sub-Series 3 73
- Verlag: Springer Netherlands / Springer, Berlin
- 2000.
- Seitenzahl: 372
- Erscheinungstermin: 31. Dezember 1999
- Englisch
- Abmessung: 250mm x 175mm x 26mm
- Gewicht: 717g
- ISBN-13: 9780792361169
- ISBN-10: 0792361164
- Artikelnr.: 26723375
- NATO Science Partnership, Sub-Series 3 73
- Verlag: Springer Netherlands / Springer, Berlin
- 2000.
- Seitenzahl: 372
- Erscheinungstermin: 31. Dezember 1999
- Englisch
- Abmessung: 250mm x 175mm x 26mm
- Gewicht: 717g
- ISBN-13: 9780792361169
- ISBN-10: 0792361164
- Artikelnr.: 26723375
Preface. Committee Members. Invited Speakers. Workshop Photographs. Section 1: Innovations in Materials Technologies. 1.1. SMART-CUT® Technology: Basic Mechanisms and Applications; M. Bruel. 1.2. Polish Stop Technology for Silicon on Silicide on Insulator Structures; H.S. Gamble. 1.3. Homoepitaxy on Porous Silicon with a Buries Oxide Layer; Full-Wafer Scale SOI; S.I. Romanov, et al. 1.4. Structural and Electrical Properties of Silicon on Isolator Structures Manufactured on FZ- and CZ-Silicon by SMART-CUT Technology; V.P. Popov, et al. 1.5. Development of Linear Sequential Lateral Solidification Technique to Fabricate Quasi-Single-Crystal Super-Thin Si Films for High-Performance Thin Film Transistor Devices; A.B. Limanov, et al. Section 2: Economics and Innovation Applications. 2.1. Low Temperature Polysilicon Technology: A Low Cost SOI Technology? F. Plais, et al. 2.2. A Novel Low Cost Process for the Production of Semiconductor Polycrystalline Silicon from Recycled Industrial Waste; B.N. Mukashev, et al. 2.3. Tetrahedrally Bonded Amorphous Carbon for Electronic Applications; W.I. Milne. 2.4. Diamond Based Silicon-on-Insulator Materials and Devices; S. Bengtsson, M. Bergh. 2.5. Low-Temperature Processing of Crystalline Si Films on Glass for Electronic Applications; R.B. Bergmann, et al. 2.6. beta-SiC on SiO2 Formed by Ion Implantation and Bonding for Micromechanics Applications; C. Serre, et al. 2.7. Laser Recrystallized Polysilicon Layers for Sensor Applications: Electrical Piezoresistive Characterization; A.A. Druzhinin, et al. Section 3: Characterisation Methods for SOI. 3.1. Optical Spectroscopy of SOI Materials; A. Pérez-Rodríguez, et al. 3.2. Computer Simulation of Oxygen Redistribution in SOI Structures; V.G. Litovchenko, A.A. Efremov. 3.3. Electrical Instabilities in Silicon-on-Insulator Structures and Devices During Voltage and Temperature Stressing; A.N. Nazarov, et al. 3.4. Hydrogen as a Diagnostic Tool in Analysing SOI Structures; A. Boutry-Forveille, et al. 3.5. Back Gate Voltage Influence on the LDD SOI NMOSFET Series Resistance Extraction from 150 to 300 K; A.S. Nicolett, et al. 3.6. Characterization of Porous Silicon Layers Containing a Buried Oxide Layer; S.I. Romanov, et al. 3.7. Total-Dose Radiation Response of Multilayer Buried Insulators; A.N. Rudenko, et al. 3.8. Recombination Current in Fully-Depleted SOI Diodes: Compact Model and Lifetime Extraction; T. Ernst, et al. 3.9. Investigation of the Structural and Chemical Properties of SOI Materials by Ellipsometry; L.A. Zabashta, et al. 3.10. Experimental Investigation and Modeling of Coplanar Transmission Lines on SOI Technologies for RF Applications; J. Lescot, et al. Section 4: Perspectives for SOI Structures and Devices. 4.1. Perspectives of Silicon-on-Insulator Technologies for Cryogenic Electronics; C. Claeys, et al. 4.2. SOI CMOS for High-Temperature Applications; J.P. Colinge. 4.3. Quantum Effect Devices on SOI Substrates with an Ultrathin Silicon Layer; Y. Omura. 4.4. Wafer Bonding for Micro-ElectroMechanical Systems (MEMS); C.A. Colinge. 4.5. A Comprehensive Analysis of the High-Temperature Off-State and Subthreshold Characteristics of SOI MOSFETs; T.E. Rudenko, et al. 4.6. Influence of Silicon Film Parameters on C-V Characteristics of Partially Depleted SOI MOSFETs; D. Tomaszewski, et al. 4.7. Effect of Shallow Oxide Traps on the Low-Temperature Operation of SOI Transistors; V.S. Lysenko, et al. 4.8. Nanoscale Wave-Ordered Structures on SOI; V.K. Smirnov, A.B. Danilin. 4.9. Thin Partial SOI Power Devices for High Voltage Integrated Circuits; F. Udrea, et al. Keyword Index. Author Index.
Preface. Committee Members. Invited Speakers. Workshop Photographs. Section 1: Innovations in Materials Technologies. 1.1. SMART-CUT® Technology: Basic Mechanisms and Applications; M. Bruel. 1.2. Polish Stop Technology for Silicon on Silicide on Insulator Structures; H.S. Gamble. 1.3. Homoepitaxy on Porous Silicon with a Buries Oxide Layer; Full-Wafer Scale SOI; S.I. Romanov, et al. 1.4. Structural and Electrical Properties of Silicon on Isolator Structures Manufactured on FZ- and CZ-Silicon by SMART-CUT Technology; V.P. Popov, et al. 1.5. Development of Linear Sequential Lateral Solidification Technique to Fabricate Quasi-Single-Crystal Super-Thin Si Films for High-Performance Thin Film Transistor Devices; A.B. Limanov, et al. Section 2: Economics and Innovation Applications. 2.1. Low Temperature Polysilicon Technology: A Low Cost SOI Technology? F. Plais, et al. 2.2. A Novel Low Cost Process for the Production of Semiconductor Polycrystalline Silicon from Recycled Industrial Waste; B.N. Mukashev, et al. 2.3. Tetrahedrally Bonded Amorphous Carbon for Electronic Applications; W.I. Milne. 2.4. Diamond Based Silicon-on-Insulator Materials and Devices; S. Bengtsson, M. Bergh. 2.5. Low-Temperature Processing of Crystalline Si Films on Glass for Electronic Applications; R.B. Bergmann, et al. 2.6. beta-SiC on SiO2 Formed by Ion Implantation and Bonding for Micromechanics Applications; C. Serre, et al. 2.7. Laser Recrystallized Polysilicon Layers for Sensor Applications: Electrical Piezoresistive Characterization; A.A. Druzhinin, et al. Section 3: Characterisation Methods for SOI. 3.1. Optical Spectroscopy of SOI Materials; A. Pérez-Rodríguez, et al. 3.2. Computer Simulation of Oxygen Redistribution in SOI Structures; V.G. Litovchenko, A.A. Efremov. 3.3. Electrical Instabilities in Silicon-on-Insulator Structures and Devices During Voltage and Temperature Stressing; A.N. Nazarov, et al. 3.4. Hydrogen as a Diagnostic Tool in Analysing SOI Structures; A. Boutry-Forveille, et al. 3.5. Back Gate Voltage Influence on the LDD SOI NMOSFET Series Resistance Extraction from 150 to 300 K; A.S. Nicolett, et al. 3.6. Characterization of Porous Silicon Layers Containing a Buried Oxide Layer; S.I. Romanov, et al. 3.7. Total-Dose Radiation Response of Multilayer Buried Insulators; A.N. Rudenko, et al. 3.8. Recombination Current in Fully-Depleted SOI Diodes: Compact Model and Lifetime Extraction; T. Ernst, et al. 3.9. Investigation of the Structural and Chemical Properties of SOI Materials by Ellipsometry; L.A. Zabashta, et al. 3.10. Experimental Investigation and Modeling of Coplanar Transmission Lines on SOI Technologies for RF Applications; J. Lescot, et al. Section 4: Perspectives for SOI Structures and Devices. 4.1. Perspectives of Silicon-on-Insulator Technologies for Cryogenic Electronics; C. Claeys, et al. 4.2. SOI CMOS for High-Temperature Applications; J.P. Colinge. 4.3. Quantum Effect Devices on SOI Substrates with an Ultrathin Silicon Layer; Y. Omura. 4.4. Wafer Bonding for Micro-ElectroMechanical Systems (MEMS); C.A. Colinge. 4.5. A Comprehensive Analysis of the High-Temperature Off-State and Subthreshold Characteristics of SOI MOSFETs; T.E. Rudenko, et al. 4.6. Influence of Silicon Film Parameters on C-V Characteristics of Partially Depleted SOI MOSFETs; D. Tomaszewski, et al. 4.7. Effect of Shallow Oxide Traps on the Low-Temperature Operation of SOI Transistors; V.S. Lysenko, et al. 4.8. Nanoscale Wave-Ordered Structures on SOI; V.K. Smirnov, A.B. Danilin. 4.9. Thin Partial SOI Power Devices for High Voltage Integrated Circuits; F. Udrea, et al. Keyword Index. Author Index.