Andere Kunden interessierten sich auch für
![A Novel approach for Fault Tolerant Nano Memory Applications]( "A Novel approach for Fault Tolerant Nano Memory Applications")
A Novel approach for Fault Tolerant Nano Memory Applications23,99 €![Low-Power Variation-Tolerant Design in Nanometer Silicon]( "Low-Power Variation-Tolerant Design in Nanometer Silicon")
Low-Power Variation-Tolerant Design in Nanometer Silicon74,99 €![Nanometer Variation-Tolerant SRAM]( "Nanometer Variation-Tolerant SRAM")
Nanometer Variation-Tolerant SRAM74,99 €![Low Power Latch Designs in Subthreshold Region]( "Low Power Latch Designs in Subthreshold Region")
Low Power Latch Designs in Subthreshold Region32,99 €![Ultra Low Power and Nano-Scale Memory Designs]( "Ultra Low Power and Nano-Scale Memory Designs")
Ultra Low Power and Nano-Scale Memory Designs32,99 €![Performance enhancement of OLED by variation of doping and thickness]( "Performance enhancement of OLED by variation of doping and thickness")
Performance enhancement of OLED by variation of doping and thickness36,99 €![Low Power Fault Tolerant Latches and Flip-flops]( "Low Power Fault Tolerant Latches and Flip-flops")
Low Power Fault Tolerant Latches and Flip-flops40,99 €
Dynamic gates have been excellent choice in the design of high-performance modules in modern microprocessors. The only limitation of dynamic gates is their relatively low noise margin compared to that of standard CMOS gates. Traditionally, this issue has been resolved by employing a pMOS keeper circuit that compensates for leakage current of the pull-down nMOS network. In the earlier technology nodes, the keeper circuit could improve reliability of the dynamic gates with minor performance penalty. However, aggressive scaling trends of CMOS technology along with increasing levels of process variations have reduced effectiveness of the traditional keeper approach. This problem is more severe in wide fan-in dynamic gates due to the large number of leaky nMOS devices connected to the dynamic node. In this work a process variation tolerant wide fan-in dynamic OR gate with two new keeper designs is proposed which are capable of reducing the contention between the keeper and PDN and hence capable of reducing the power dissipation and delay.