Andere Kunden interessierten sich auch für
![Cache Modeling for Timing Analysis in Real-Time Systems]( "Cache Modeling for Timing Analysis in Real-Time Systems")
Cache Modeling for Timing Analysis in Real-Time Systems32,99 €![A WCET-Aware Compiler]( "A WCET-Aware Compiler")
A WCET-Aware Compiler35,99 €![MPSoC: Analysis and Design]( "MPSoC: Analysis and Design")
MPSoC: Analysis and Design44,99 €![Mobile Networks for Biometric Data Analysis]( "Mobile Networks for Biometric Data Analysis")
Mobile Networks for Biometric Data Analysis147,99 €![Advanced Model-Based Engineering of Embedded Systems]( "Advanced Model-Based Engineering of Embedded Systems")
Advanced Model-Based Engineering of Embedded Systems55,99 €![Extreme Low-Power Mixed Signal IC Design]( "Extreme Low-Power Mixed Signal IC Design")
Extreme Low-Power Mixed Signal IC Design81,99 €![Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications]( "Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications")
Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications74,99 €
Embedded systems as they occur in application domains such as automotive, aeronautics, and industrial automation often have to satisfy hard real-time constraints. Safe and precise bounds on the worst-case execution time (WCET) of each task have to be derived. This thesis studies the influence of cache replacement policies on the precision and soundness of WCET analyses.