Andere Kunden interessierten sich auch für
![Low Power Adiabatic Logic Design]( "Low Power Adiabatic Logic Design")
Low Power Adiabatic Logic Design32,99 €![High Performance Comparator Design using Hybrid PTL/CMOS Logic Style]( "High Performance Comparator Design using Hybrid PTL/CMOS Logic Style")
High Performance Comparator Design using Hybrid PTL/CMOS Logic Style26,99 €![Low Power Asynchronous Logic design for Viterbi Decoders]( "Low Power Asynchronous Logic design for Viterbi Decoders")
Low Power Asynchronous Logic design for Viterbi Decoders26,99 €![Design & Analysis of Low Power VCO for VLSI & Communication System]( "Design & Analysis of Low Power VCO for VLSI & Communication System")
Design & Analysis of Low Power VCO for VLSI & Communication System36,99 €![Low power design techniques for speech recognition]( "Low power design techniques for speech recognition")
Low power design techniques for speech recognition26,99 €![Design of Multiband Flexible Divider with Low Power Single Phase Clock]( "Design of Multiband Flexible Divider with Low Power Single Phase Clock")
Design of Multiband Flexible Divider with Low Power Single Phase Clock36,99 €![Low Power and High Speed Parallel Multipliers for DSP Applications]( "Low Power and High Speed Parallel Multipliers for DSP Applications")
Low Power and High Speed Parallel Multipliers for DSP Applications42,99 €
Latches and flip-flops have a direct impact on power consumption and speed of VLSI systems. Therefore study on low-power and high performance latches and flip-flops is inevitable. In this book we delve into the details of TSPC pulsed latch design and optimization for low power. The proposed circuit uses MTCMOS technique resulting in significant energy savings. This proposed circuit outcomes existing designs and shows the best result. The leakage power is reduced by using best technique among all run time techniques viz. MTCMOS. Thereby comparison of different conventional flip-flops and TSPC flip-flop in terms of power consumption, propagation delays and product of power consumption and propagation delay with SPICE simulation results is calculated. This book also enumerates low power, high-speed design of D flip-flop. It presents technique to minimize subthreshold leakage power as well as the power consumption of the CMOS circuits. The proposed circuit in this book shows a designfor D flip flop to increase the overall speed of the system as compared to other circuits. This technique allows circuit to achieve lowest power consumption