Andere Kunden interessierten sich auch für
![Fine- and Coarse-Grain Reconfigurable Computing]( "Fine- and Coarse-Grain Reconfigurable Computing")
Fine- and Coarse-Grain Reconfigurable Computing74,99 €![An IEEE1451.0-compliant FPGA-based reconfigurable weblab]( "An IEEE1451.0-compliant FPGA-based reconfigurable weblab")
An IEEE1451.0-compliant FPGA-based reconfigurable weblab57,99 €![UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs]( "UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs")
UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs74,99 €![Emergent Gameplay In Mixed Reality Games]( "Emergent Gameplay In Mixed Reality Games")
Emergent Gameplay In Mixed Reality Games32,99 €![A Mixed Approach for Gist Generation of Hindi News Article]( "A Mixed Approach for Gist Generation of Hindi News Article")
A Mixed Approach for Gist Generation of Hindi News Article36,99 €![Functional Verification of Dynamically Reconfigurable FPGA-based Systems]( "Functional Verification of Dynamically Reconfigurable FPGA-based Systems")
Functional Verification of Dynamically Reconfigurable FPGA-based Systems74,99 €![Functional Verification of Dynamically Reconfigurable FPGA-based Systems]( "Functional Verification of Dynamically Reconfigurable FPGA-based Systems")
Functional Verification of Dynamically Reconfigurable FPGA-based Systems74,99 €
This book presents a hardware architecture and the associated design methodology to generate an application specific processing element array. The novel design methodology reverses the traditional design concept of mapping an application on a fixed array with an innovative concept where the hardware array layout is generated as per the requirements of the targeted application. The architecture provides an optimal mix of adaptivity, performance and programability.