Andere Kunden interessierten sich auch für
![Nano Cmos based low power Dual Modulus Prescaler]( "Nano Cmos based low power Dual Modulus Prescaler")
Nano Cmos based low power Dual Modulus Prescaler32,99 €![Design and implementation of low power and high performance filter]( "Design and implementation of low power and high performance filter")
Design and implementation of low power and high performance filter26,99 €![Design of Low Power and High Performance Logic Circuits]( "Design of Low Power and High Performance Logic Circuits")
Design of Low Power and High Performance Logic Circuits40,99 €![Design & Analysis of Low Power VCO for VLSI & Communication System]( "Design & Analysis of Low Power VCO for VLSI & Communication System")
Design & Analysis of Low Power VCO for VLSI & Communication System36,99 €![Modulus Projection Approach to Decoding of RRNS Codes]( "Modulus Projection Approach to Decoding of RRNS Codes")
Modulus Projection Approach to Decoding of RRNS Codes23,99 €![Design of High Speed and Low Power Configurable Booth Multiplier]( "Design of High Speed and Low Power Configurable Booth Multiplier")
Design of High Speed and Low Power Configurable Booth Multiplier36,99 €![High Speed Low Offset Power Efficient Dynamic CMOS Comparator]( "High Speed Low Offset Power Efficient Dynamic CMOS Comparator")
High Speed Low Offset Power Efficient Dynamic CMOS Comparator40,99 €
The broadband wireless communications extensively use high-performance synthesizers. To achieve flexible frequency synthesis, the two essential components namely Voltage Controlled Oscillator (VCO) followed by the frequency divider must be power efficient and operate at high frequency. The frequency divider is a basic block in a Phase Lock Loop (PLL) synthesizer for the conversion from high to low frequencies. Prescaler is one of the most vital parts of frequency-divider as it works at high speed and consumes maximum power. The objective of this research work is to design divide by 'N' prescaler and divide by N/N+1 dual modulus prescalers for various low power applications. In this thesis, we have carried a detailed analysis on the speed and power consumption of the digital dividers. We performed design and implementation of low power divide by 'N' prescalers. Architecture of the divide by 'N' prescalers using hybrid master slave flip flop has been explained. Based on this architecture divide by 2, 3, 4, 5, 6, 7, 8, 9, 10, and 11 prescaler circuits have been successfully designed at 5 GHz operating frequency.