Andere Kunden interessierten sich auch für
![Improved performance of on-chip data interconnects]( "Improved performance of on-chip data interconnects")
Improved performance of on-chip data interconnects44,99 €![Design Of Low Power Approximate Adders]( "Design Of Low Power Approximate Adders")
Design Of Low Power Approximate Adders26,99 €![Analysis of Low Power Methodologies for Multiplier]( "Analysis of Low Power Methodologies for Multiplier")
Analysis of Low Power Methodologies for Multiplier57,99 €![Self-Sleep Circuits for Low Power VLSI Design]( "Self-Sleep Circuits for Low Power VLSI Design")
Self-Sleep Circuits for Low Power VLSI Design50,99 €![Low Power Wallace Multiplier]( "Low Power Wallace Multiplier")
Low Power Wallace Multiplier29,99 €![High Performance Domino Logic Circuits in Low Power VLSI Design]( "High Performance Domino Logic Circuits in Low Power VLSI Design")
High Performance Domino Logic Circuits in Low Power VLSI Design35,99 €![Design of DPLL using CMOS Technology]( "Design of DPLL using CMOS Technology")
Design of DPLL using CMOS Technology26,99 €
In this thesis work, a new technique for designing logic circuits called the Modified Gate Diffusion Input (MGDI) logic is discussed. This logic is adopted from the Gate Diffusion Input (GDI) technique. GDI was first proposed in the year 2002 for solving the problems associated with different CMOS logic styles. GDI cell can be used to implement wide variety of complex logic functions using only two transistors. GDI technique allows design of high speed and low power circuits with reduced number of transistors as compared to static CMOS and Pass Transistor Logic (PTL) techniques. This work aims to design a various high performance adders and multipliers.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.